



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/815,015	03/31/2004	Darren Slawecki	42P17273	9217

7590 12/13/2005

Cory G. Claassen
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
Seventh Floor
12400 Wilshire Boulevard
Los Angeles, CA 90025

EXAMINER

NGUYEN, HAI L

ART UNIT PAPER NUMBER

2816

DATE MAILED: 12/13/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/815,015

Applicant(s)

SLAWECKI, DARREN

Examiner

Hai L. Nguyen

Art Unit

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 25 November 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-37 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 1-13, 22-32, and 34-37 is/are allowed.
- 6) ☒ Claim(s) 14-18, 21, 33 is/are rejected.
- 7) ☒ Claim(s) 19 and 20 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 31 March 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Amendment

1. The amendment received on 11/25/2005 has been reviewed and considered with the following results:

The prior art rejections to the claims made in the previous prior art rejections, mailed on 10/04/2005, and are now withdrawn in view of Applicant's amendments and arguments. Applicant's arguments with respect to the prior art rejections of claims 14-28, 21, and 33 have been fully considered and found persuasive. A new action on the merits appears below in view of Applicant's amendments.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 14-18, 21, and 33 are rejected under 35 U.S.C. 102(b) as being anticipated by Ooishi (US 6,404,258; previously cited).

With regard to claims 14, Ooishi discloses in Fig. 38 a circuit, comprising a clock enable circuit including a clock input to receive a reference clock signal (DIN); an enable input (input terminal of 100d); a circuit output (103) to output a delayed clock signal being a delayed response to the reference clock signal; a NAND logic circuit (IVa) having a first NAND input coupled to receive the reference clock signal, a second NAND input coupled to the enable input,

Art Unit: 2816

and a NAND output (101); and an inverter circuit (IVb); a falling edge delay circuit (PR0, PR1, PR2) coupled to the enable circuit to control delay of a falling edge of the reference clock signal; and a rising edge delay circuit (NR0, NR1, NR2) coupled to the enable circuit to control delay of a rising edge of the reference clock signal.

With regard to claims 15-18, the reference also meets the recited limitations in these claims.

With regard to claim 21, given that the references shows the precise structure claimed by the present invention and that the claim 21 add nothing to the claimed structure of the circuit, the phenomena, whether it be use in hardware behavioral code, register transfer level code, a netlist, or a circuit layout, is an intended use of the structure and does not carry patentable weight. Therefore, as the claimed structure is met by the prior art, the intended use of the circuit is likewise met. Recall that it has been held that a recitation with respect to the manner in which a claimed apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claimed structural limitations. *Ex parte Masham*, 2 USPQ2d 1647 (1987.)

With regard to claim 33, the above discussed circuit of the references meets all of the claimed limitations except for an inverter (L10 in instant Fig. 5) coupled between the clock input and the first NAND input. In other word, that inverter is implemented on signal path. However, it is well known in the art for circuit designers to implement the inverter on signal path for inverting the logic level of the output signal, as the inverters 37-40 shown in Fig. 10 of Ooishi. It would have been obvious to one of ordinary skill in the art at the time of invention to implement the inverter in the signal path in the circuit of the prior art for the expected advantage of being

Art Unit: 2816

able to provide the desired logic level to subsequent circuit, which are in each case optimally matched to its application.

Allowable Subject Matter

4. Claims 1-13, 22-32, and 34-37 are allowed.

Applicant has amended the base claims to include the claims that would be allowable if rewritten in independent form as stated in the previous Office Action. As to pending claims of the application, the prior art of record fails to disclose or fairly suggest a delay circuit (500 in instant Fig. 5), as recited in claim 1, having specific structural limitation such as a falling edge delay circuit coupled to the pull up path to control delay of a falling edge of the reference signal, wherein the pull up path includes a first transistor to selectively couple the logic output to the falling edge delay circuit; and a rising edge delay circuit coupled to the pull down path to control delay of a rising edge of the reference signal, wherein the pull down path includes second and third transistors coupled in series to selectively couple the logic output to the rising edge delay circuit, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a delay circuit (500 in instant Fig. 5), as recited in claim 11, having specific structural limitation such as an inverting enable circuit including a circuit input to receive a reference signal; a circuit output to output a delayed signal being a delayed inversion of the reference signal; a logic circuit including a logic input and a logic output; a first inverter coupling the circuit input to the logic input; a pull-up path coupled to the logic output; a pull down path coupled to the logic output; and a second inverter coupling the

Art Unit: 2816

logic output to the circuit output; and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest an integrated circuit (700 in instant Fig. 7), as recited in claim 22, comprising a clock distribution network to distribute a reference clock signal throughout the integrated circuit; and having specific structural limitation such as each of clock delay circuits (500 in instant Fig. 5) comprising a clock enable circuit including a clock input to receive the reference clock signal; an enable input; a circuit output to output a delayed clock signal being a delayed response to the reference clock signal; a NAND logic circuit having a first NAND input coupled to receive the reference clock signal, a second NAND input coupled to the enable input and a NAND output; and an inverter circuit coupling the NAND output to the circuit output a falling edge delay circuit coupled to the enable circuit to control delay of a falling edge of the reference clock signal; and a rising edge delay circuit coupled to the enable circuit to control delay of a rising edge of the reference clock signal; latches each clocked according to the delayed clock signal output from each of the clock delay circuits; and logic clusters to compute logic values, the latches coupled to buffer the logic values between clock edges of the delayed clock signals; and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

5. Claims 19 and 20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim 19 is allowed for similar reasons; note the above discussion with regard to claim 1.


Art Unit: 2816


Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hai L. Nguyen whose telephone number is 571-272-1747. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

7. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

HLN 
December 6, 2005


Kenneth B. Wells
Primary Examiner